Showing posts with label RISC-V. Show all posts
Showing posts with label RISC-V. Show all posts

Wednesday, January 15, 2020

2020 Predictions, Get it?!

Shiny Crystal Ball

It’s our first episode of 2020, yay! The first that was recorded in 2020 anyway.  It's a predictable 20/20 joke (more of a meh comment really) but the topic today is... PREDICTIONS. More specifically, it's our predictions of what’s going to happen in the next year. We may not always be correct, but we think maybe we’re always certain. We look at compute, interconnects, security, and general innovations:

Compute

Dan says that we’re going to have more of it. Henry predicts that we’ll see a RISC-V based supercomputer on the TOP500 list by the end of 2020 – gutsy call on that.  This is a double down on a bet that Dan and Henry have, so he’s reinforcing his position. Dan also sees 2020 as the “Year of the FPGA” when we start to see more and more HPC boxes fueled by FPGA, which is something Shahin mostly agrees with while Henry disputes it. We also touch on liquid cooling and process size as part of this topic.

Interconnects

Dan thinks that InfiniBand will announce 400 GBs interconnect by the end of this year – a bold prediction. On a communications note, Henry says that 20% of the US user base will have access to 5G phone coverage by the end of the year. Shahin asserts that only 3% of the market will actually buy it, but Dan and Henry say not so fast – it’ll be closer to 10%. Shahin is looking for a 5G connection for servers. Not as an interconnect, but more as a WAN or a cluster that spans an entire county. On another note, Shahin believes that HPE will formally get into the interconnect business, selling the Slingshot interconnect.

Security Trends

Dan says we need more of it but doesn’t see anything that’s going to move the needle back towards the users. Jessi thinks that security education has improved things security-wise and that will continue in 2020. Henry and Dan disagree. Jessi is adamant.

Innovation/Trends

Dan pegs in-memory computing as a field that will blossom over the coming year(s). Shahin agrees that in-memory is very interesting and ripe for innovation as well. But he also sees a lot of developments in the AI processor space. Henry talks about a new application workflow that will go something like this:  Object > MemMap > Compute on the MemMap file/data > back to Object, with no POSIX in the way. Shahin also sees more quantum supremacy in the news in the coming year.

Letter(s) to the Editor!

We discuss our first letter to the editor, from a listener who wasn’t a fan of the episode where we answered Jessi’s question about why tape is still used. His term for that feature? “Poor.” This prompted Shahin to quip, “I’m surprised we don’t get more of these…..”  Please keep those comments (good, indifferent, or critical) coming, our email is podcast@radiofreehpc.com.

Why Nobody Should Ever be Online. Ever.

This week, Henry doesn’t have a “Reason Why No One Should Ever Be Online. Ever.” He was offline all week, so thus doesn’t have anything to scare us with.

Catch of the Week



Henry:  has no catch, his net came up empty.

Shahin:  was practicing Catch & Release this week, so his creel is fishless.

Jessi:  discusses her new phone. She lost her old one in a Czech toilet (nasty, yikes). This is her first phone upgrade since junior high school – probably 6-7 years – and she’s agog at how the phones have advanced. She can now take pictures and use apps. Yay Jessi!

Dan:   Encourages listeners to have a good year and to let us know what you think via email (podcast@radiofreehpc.com) and twitter (@radiofreehpc). He also highlights the new RadioFreeHPC logo along the way.

Listen in to hear the full conversation

* Download the MP3 
* Sign up for the insideHPC Newsletter
* Follow us on Twitter
Subscribe on Spotify 
Subscribe on Google Play 
Subscribe on iTunes 
RSS Feed
* eMail us

Thursday, October 17, 2019

RISC-V CEO Sees Bright Global Future for Open Source CPUs

RISC-V, Historic Passwords Revealed, End of the World

We’re missing Henry S. Newman this week, who is down in Los Cruces inspecting and overseeing the construction of his new crib. Dan and Shahin discuss just how little they’d want to be the general contractor working to build Henry’s house. Henry would be deploying a set of lasers to make sure that the foundation was true to the nearest 1/64th of an inch and all the while pointing to the contract which contains his exacting requirements. Dan wants to be there in a lawn chair, live blogging the entire process.

Open Sourcing the CPU? What Does it Mean and How Does it Work?



We have a very special guest today:  Calista Redmond, CEO of upstart RISC-V, the designers of a new open source processor instruction set which is looking to disrupt the entire industry. RISC-V can be used for light weight tasks such as embedded processing but, on the other hand, is also going to be utilized as the system accelerator for the European Exascale initiative boxes. That’s some serious flexibility. In our discussion, we briefly cover the origins of RISC-V, which started at Berkeley several years ago. It’s important to keep in mind that RISC-V is an instruction set, not a processor. Anyone can use the RISC-V instruction set, modify it for their unique needs, and then fab their own chips. Today, the instruction set is being used in everything from the smallest embedded device to large scale-out systems. The business model for RISC-V is different than most any other company. They make the ISA freely available to all comers. The RISC-V Foundation drives the design and development of IP, software, and tools for the instruction set. Foundation members pay dues and in return receive access to Foundation technology and programs, plus visibility and input into the RISC-V roadmap. Our interview with Calista covers a broad range of topics including how the foundation works to alleviate the risks of ISA fragmentation, where the strongest interest in RISC-V is geographically and workload-wise, and a comparison of RISC-V’s open source nature vs. the proprietary nature of existing ISA’s. Give it a listen, it’s a great introduction to RISC-V and the paradigm of open source ISA’s. We include an excerpt of a recent article on RISC-V in The Economist:

Open-source computing: A new blueprint for microprocessors challenges the industry’s giants

RISC-V is an alternative to proprietary designs Most microprocessors —the chips that do the grunt work in computers—are built around designs, known as instruction-set architectures (ISAs), which are owned either by Intel, an American giant, or by Arm, a Japanese one.

Catch of the Week

Since we don’t have Henry, we don’t get a new episode of “Henry Newman’s Why No One Should be Online. Ever”, but we’ll somehow survive. As usual, we do have our Catch of the Week feature: Shahin:   Historic UNIX passwords cracked and recovered. Both the passwords and hashing algorithms were pretty weak back in the day and we now know just how weak. Listen to the podcast to hear some of the most important passwords of the era, including Eric Schmidt, Dennis Richie, Brian Keringhan, and Ken Thompson – who probably has the best password from a technical standpoint. We also discuss how much time and hardware it took to crack these passwords.

Computer historians crack passwords of Unix's early pioneers

... Leah Neukirchen recovered an BSD version 3 source tree and posted about it on the Unix Heritage Society mailing list, revealing that she was able to crack many of the weak passwords used by the equally weak hashing algorithm from those bygone days. Dennis MacAlistair Ritchie's was "dmac", Bourne's was "bourne", Schmidt's was "wendy!!!" (his wife's name), Feldman's was "axlotl", and Kernighan's was "/.,/.,". Four more passwords were cracked by Arthur Krewat: Özalp Babaoğlu's was "12ucdort", Howard Katseff's was "graduat;", Tom London's was "..pnn521", Bob Fabry's was "561cml.." and Ken Thompson's was "p/q2-q4!" (chess notation for a common opening move).
Dan:  Speaking of time, we might not have so much left. According to the European Space Agency, there is an asteroid approaching Earth that has a “non zero” chance of impacting our beloved planet. The asteroid, dubbed 2019 SU3, is expected to come within 73,000 miles (or maybe zero miles) from Earth, which is extremely close. Expected arrival time is September 16, 2084. Is this the time to panic? Yes, says Dan. We’ll be giving updates on this asteroid every five years or so, to keep you on top of the action.

Asteroid may collide with Earth, ESA warns: 'Non-zero... probability'

Asteroids known as near-Earth objects are among the most dangerous space items, with space agencies around the world keeping a close eye on them. The European Space Agency is paying particular attention to asteroid 2019 SU3, which may collide with Earth as soon as 70 years from now. The space rock was recently added to the ESA's Risk List due to the potential for it to collide with Earth on Sept. 16, 2084.

Listen in to hear the full conversation.

Download the MP3 * Subscribe on iTunes * RSS Feed

Sign up for the insideHPC Newsletter